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(57) ABSTRACT 
Non-volatile memory devices with two stacked layers of 
chalcogenide materials comprising the active memory device 
have been investigated for their potential as phase change 
memories. The devices tested included GeTe/SnTe, Ge2 Se3 / 
SnTe, and Ge2 Se3 /SnSe stacks. All devices exhibited resis-
tance switching behavior. The polarity of the applied voltage 
with respect to the SnTe or SnSe layer was critical to the 
memory switching properties, due to the electric field induced 
movement of either Sn or Te into the Ge-chalcogenide layer. 
One embodiment of the invention is a device comprising a 
stack of chalcogenide-containing layers which exhibit phase 
change switching only after a reverse polarity voltage poten-
tial is applied across the stack causing ion movement into an 
adjacent layer and thus "activating" the device to act as a 
phase change random access memory device or a reconfig-
urable electronics device when the applied voltage potential 
is returned to the normal polarity. Another embodiment of the 
invention is a device that is capable of exhibiting more that 
two data states. 
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FORCED ION MIGRATION FOR 
CHALCOGENIDE PHASE CHANGE 
MEMORY DEVICE 
This application claims priority of my prior provisional 
patent application, Ser. 60/853,068, filed on Oct. 19,2006, 
entitled "Forced Ion Migration for Chalcogenide Phase 
Change Memory Device," which is incorporated herein by 
reference. 
2 
This work was partially supported by a NASA Idaho EPS-
CoR grant, NASA grant NCC5-577. 
BACKGROUND OF THE INVENTION 
Phenomena in Disordered Structures" Phys. Rev. Lett. 21 
(1968), 1450-1453]. Chalcogenide materials are desirable for 
use in electronic memories due to the wide range of glasses 
they can form and the corresponding wide variety of glass 
transition and melting temperatures. One of the most well 
studied resistance switching chalcogenide materials is the 
Ge2 Sb2Tes (GST) alloy [see Bez, R.; Pirovano, A "Non-
volatile memory technologies: emerging concepts and new 
materials" Materials Science in Semiconductor Processing 7 
10 (2004) 349-355; and Hudgens, S.; Johnson, B. "Overview of 
Phase-Change Chalcogenide Nonvolatile memory Technol-
ogy" MRS Bulletin, November 2004,829-832]. GST has been 
used successfully in phase-change memory arrays [see Sto-
1. Field of the Invention 
This invention relates generally to electronic memory 
devices, and more particularly to a method of inducing a 
non-phase change stack structure into a phase change stack 
memory structure. 
15 rey, T.; Hunt, K. K.; Graziano, M.; Li, B.; Bumgarner, A.; 
Rodgers, J.; Burcin, L. "Characterization of the 4 Mb Chal-
cogenide-Random Access Memory" IEEE Non- Volatile 
Memory Technology Symposium (2005) 97 -104; and Cho, W. 
Y.; Cho, B.-H.; Choi, B.-G.; Oh, H.-R.; Kang, S.; Kim, K.-S.; 
2. Related Art 20 Kim. K.-H.; Kim, E-E.; Kwak, c.-K.; Byun, H.-G.; Hwang, 
Y.; Ahn, S.; Koh, G.-H.; Jeong, G.; Jeong, H.; Kim, K. "A 
0.18-um 3.0-V 64-Mb nonvolatile phase-transition random 
access memory (PRAM)" IEEE J Solid-State Circuits 40 
(2005) 293-300] but there have been many challenges to the 
Research into new random access electronic memory tech-
nologies has grown significantly in the past 10 years due to 
the near realization of the scaling limits ofD RAM and the low 
cycle lifetime, high power requirements, and radiation sensi-
tivity of Flash. At the forefront of this research is the phase-
change random access memory (PCRAM) [see Bez, R.; Piro-
vano, A. "Non-volatile memory technologies: emerging 
concepts and new materials" Materials Science in Semicon-
ductor Processing 7 (2004) 349-355; and Lacaita, A L. 
"Phase-change memories: state-of-the-art, challenges and 30 
perspectives" Solid-State Electronics 50 (2006) 24-31]. 
Phase-change memory is a non-volatile, resistance variable 
memory technology whereby the state of the memory bit is 
defined by the memory material's resistance. Typically, in a 
two state device, a high resistance defines a logic '0' (or 'OFF' 35 
state) and corresponds to an amorphous phase of the material. 
The logic' l' ('ON' state) corresponds to the low resistance of 
25 implementation of a phase-change memory product such as 
the high programming current requirements, variation in 
switching voltages and ON/OFF resistance ratios, thermal 
stresses on the materials, and their adhesion to the electrodes. 
See also U.S. Patent Publication 2007/0029537 AI. 
a crystalline phase of the material. The 'high' and 'low' 
resistances actually correspond to non-overlapping resistance 
distributions, rather than single, well-defined resistance val- 40 
ues (FIG. 1). 
The phase-change material is switched from high resis-
tance to a low resistance state when a voltage higher than a 
'threshold' voltage, V t , is applied to the amorphous material 
[see Adler, D.; Henisch, H. K.; Mott, N. "The Mechanism of 45 
Threshold Switching in Amorphous Alloys" Reviews o/Mod-
ern Physics 50 (1978) 209-220; and Adler, D. "Switching 
Phenomena in Thin Films" J. Vac. Sci. Technol. 10 (1973) 
728-738] causing the resistance to significantly decrease 
(FIG. 2). The resultant increased current flow causes Joule 50 
heating of the material to a temperature above the material 
glass transition temperature. When a temperature above the 
glass transition temperature, but below the melting tempera-
ture, has been reached, the current is removed slowly enough 
to allow the material to cool and crystallize into a low resis- 55 
tance state (,write l' current region, FIG. 2). The device can 
be returned to an amorphous state by allowing more current 
through the device, thus heating the material above the melt-
ing temperature, and then quickly removing the current to 
quench the material into an amorphous, high resistance state 60 
('write 0' current region, FIG. 2). 
Chalcogenide materials, those containing S, Se, or Te, have 
been the most widely investigated materials for electronic 
resistance variable memory applications since the discovery 
of the electronic resistance switching effect in a chalcogenide 65 
material (As30Te48Si12GelO) by Ovshinsky almost 40 years 
ago [see Ovshinsky, S. R. "Reversible Electrical Switching 
SUMMARY OF THE INVENTION 
Our work has focused on exploring alternative materials 
and device structures suitable for phase-change memory 
operation. Recently we have investigated devices consisting 
of two chalcogenide layers (FIG. 3) instead of a single layer 
alloy of chalcogenide material (such as GST). By using two 
chalcogenide layers, one a Ge-chalcogenide (the memory 
layer), and the other a Sn-chalcogenide (the metal chalco-
genide layer), we hoped to reduce the voltages, currents, and 
switching speeds needed for phase-change memory operation 
without the need for a complicated physical device structure 
[seeCho, w.Y.; Cho, B.-H.; Choi, B.-G.; Oh, H.-R.; Kang, S.; 
Kim, K.-S.; Kim. K.-H.; Kim, E-E.; Kwak, c.-K.; Byun, 
H.-G.; Hwang, Y.; Ahn, S.; Koh, G.-H.; Jeong, G.; Jeong, H.; 
Kim, K. "A 0.18-urn 3.0-V 64-Mb nonvolatile phase-transi-
tion random access memory (PRAM)" IEEE J Solid-State 
Circuits 40 (2005) 293-300; Lankhorst, M. H. R.; Ketelaars, 
Bas W. S. M. M.; Wolters, R. A M. "Low-cost and nanoscale 
non-volatile memory concept for future silicon chips" Nature 
Materials 4 (2005) 347-352; and Hamann, H. F.; O'Boyle, 
M.; Martin, Y. c.; Rooks, M.; Wickramasinghe, H. K. "Ultra-
high-density phase-change storage and memory" Nature 
Materials 5 (2006) 383-387]. 
Devices with three types of material stacks were fabricated 
for this study: GeTe/SnTe; Ge2 Se3/SnTe; and Ge2 Se3/SnSe. 
While Te-based chalcogenides are well studied for use in 
phase-change memory applications [see Bez, R.; Pirovano, A. 
"Non-volatile memory technologies: emerging concepts and 
new materials" Materials Science in Semiconductor Process-
ing 7 (2004) 349-355; Lacaita, A L. "Phase-change memo-
ries: state-of-the-art, challenges and perspectives" Solid-
State Electronics 50 (2006) 24-31; and Chen, M.; Rubin, K. 
A; Barton, R. W. "Compound materials for reversible, phase-
change optical data storage" Appl. Phys. Lett. 49 (1986) 
US 7,924,608 B2 
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502-504], we know of no reports of phase-change memory 
operation with GeSe-based binary glasses. In this work, we 
have explored the possibility of inducing a phase-change 
response in the Ge2 Se3/Sn chalcogenide stack structures. We 
selected the Ge2 Se3 glass since, like the GeTe glass, it con- 5 
tains homopolar Ge-Ge bonds which we believe may pro-
vide nucleation sites for crystallization during the phase-
change operation, thus improving the phase-change memory 
response [see An, S.-H.; Kim, D.; Kim, S. Y. "New crystalli-
zation kinetics of phase-change of Ge2 S2 Tes at moderately 10 
elevated temperature" Jpn. J. Appl. Phys. 41 (2002) 7400-
7401]. Additionally, the Ge2 Se3 glass offers the advantage of 
higher glass transition temperatures (Ge2 Se3: Tg >613 K [see 
Feltz, A. Amorphous Inorganic Materials and Glasses, VCH 
Publishers Inc., New York, 1993, pg. 234]) over the Te-based 15 
glasses (GeTe: Tg =423 K [see Chen, M.; Rubin, K. A. 
"Progress of erasable phase-change materials" SPIE Vol. 
1078 Optical Data Storage Topical Meeting (1989) 150-156]; 
GST: Tg =473 K [see Hamann, H. F.; O'Boyle, M.; Martin, Y. 
c.; Rooks, M.; Wickramasinghe, H. K. "Ultra-high-density 20 
phase-change storage and memory" Nature Materials 5 
(2006) 383-387]), thus providing more temperature tolerance 
during manufacturing. 
One possible benefit of the metal-chalcogenide layer is the 
potential for formation of an Ohmic contact between the 25 
electrode and the memory layer due to the presence of a low 
bandgap material like SnTe (Eg =0.18 eVat 300K [see Esaki, 
L.; Stiles, P. J. "New Type of Negative Resistance in Barrier 
Tunneling" Phys. Rev. Lett. 16 (1966) 1108-1111]) between 
the electrode and the chalcogenide switching layer. An Ohmic 30 
contact will allow a lower voltage to be applied to the memory 
cell since a Schottky barrier does not need to be overcome in 
order to achieve the current necessary for phase-change 
switching. Another potential benefit of the Sn-chalcogenide 
layer is better adhesion of the memory layer to the electrode. 35 
The better adhesion provided by the SnTe layer may help 
prevent delamination of the electrode from the chalcogenide 
memory layer, as can occur after repeated thermal cycles [see 
Hudgens, S.; Johnson, B. "Overview of Phase-Change Chal-
cogenide Nonvolatile memory Technology" MRS Bulletin, 40 
November 2004,829-832]. In addition to these potential ben-
efits, the Sn-chalcogenide may provide a region with 'graded' 
chalcogenide concentration between the Sn-chalcogenide 
and the Ge-chalcogenide memory switching layer due to the 
ability of the chalcogenide to form bridging bonds between 45 
the Sn and Ge atoms in the Sn-chalcogenide and Ge-chalco-
genide layers, respectively. Lastly, as we show in this work, 
the Sn-chalcogenide material may assist in phase-change 
memory switching by donating Sn-ions to the Ge-chalco-
genide layer during operation, thus allowing chalcogenide 50 
materials which normally do not exhibit phase change 
memory switching to be chemically altered post processing 
into an alloy capable of phase change response. 
4 
FIG. 4 is a graph depicting XRD spectra ofSnTe and SnSe 
evaporated films. 
FIG. 5 is a TEM image of a GeTe/SnTe device according to 
the present invention. 
FIG. 6 is a set of IV-curves for three unique GeTe/SnTe 
devices according to the present invention, showing the 
device-to-device variation typically observed in these 
devices. A positive potential was applied to the top electrode 
in each case. 
FIG. 7 is a representative IV-curve for a GeTe/SnTe device 
according to the present invention, with a negative potential 
applied to the top electrode. A positive potential has never 
been applied to the device top electrode prior to this measure-
ment. 
FIG. 8 is a representative IV-curve for a Ge2 Se3/SnTe 
device according to the present invention, with a positive 
potential applied to the top electrode. 
FIG. 9 is a representative IV-curve for a Ge2 Se3/SnTe 
device according to the present invention, with a negative 
potential applied to the top electrode. A positive potential has 
never been applied to the device top electrode prior to this 
measurement. 
FIG. 10 is a representative IV-curve for a Ge2 Se3/SnSe 
device according to the present invention, with a positive 
potential applied to the top electrode. 
FIG. 11 is an IV-curve of a Ge2 Se3/SnSe device according 
to the present invention, with the top electrode at a negative 
potential. A positive potential has never been applied to the 
device top electrode prior to this measurement. 
FIG. 12 is an IV-curve of a Ge2 Se3/SnSe device according 
to the present invention, obtained with a negative potential 
applied to the top electrode after the application of a positive 
potential 'conditioning' signal consisting of a DC current 
sweep limited to 30 nA. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
Referring to the Figures, there are shown some, but not the 
only, embodiments of the invention. 
FIG. 3 shows a top perspective view of a device structure, 
according to the present invention, used in this study. The 
device structure consists of a via through a nitride layer to a W 
bottom electrode deposited on 200 mm p-type Si wafers. The 
chalcogenide material layers were deposited with the Ge-
chalcogenide layer first, followed by the Sn-chalcogenide 
layer. Prior to deposition of the first chalcogenide layer, the 
wafers received anAr+ sputter etch to remove residual mate-
rial and any oxide layer that may have formed on the W 
electrode. The Ge2 Se3 layerwas deposited by sputtering with 
an Ulvac ZX -1000 from a target composed of pressed Ge2 Se3 
powder. The GeTe, SnTe, and SnSe layers were prepared by 
thermal evaporation of GeTe, SnTe, and SnSe (all from Alfa 
Aesar, 99.999% purity) using a CHA Industries SE-600-RAP 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a graph depicting an example distribution oflow 
and high resistance values defining a logic' l' and '0' state, 
respectively, of a resistance variable memory. 
55 thermal evaporator equipped with three 200 mm wafer plan-
etary rotation. The rate of material deposition was monitored 
using an Inficon IC 6000 with a single crystal sensor head. 
The base system pressure was 1 xl 0_7 Torr prior to evapora-
tion. 
FI G. 2 is a graph depicting the relationship between current 60 
through the memory cell material and the formation of a low 
(write '1 ') or high (write '0') resistance state. 
Using the planetary rotator, evaporated films were depos-
ited on two types of wafers simultaneously in each experi-
ment: (1) a film characterization wafer consisting of a p-type 
Si wafer substrate with the layers 350 A W/800 A Si3N4 and, 
(2) two wafers processed for device fabrication consisting of 
FIG. 3 is a top perspective schematic view of the device 
structures according to the present invention as tested. The 
notation Ge-Ch/Sn-Ch indicates a device with this structure 
with the films listed in the order nearest the bottom electrode 
to nearest the top electrode. 
65 vias etched through a Si3N4layer to a W electrode for bottom 
electrode contact (FIG. 3). The film characterization wafer 
present in each evaporation step was used to characterize the 
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actual thin-film material stoichiometry post evaporation since 
thennally evaporated films often have a stoichiometry differ-
ent than the starting material. The evaporation chamber was 
opened to the ambient atmosphere between the GeTe, SnTe, 
and SnSe film depositions in order to expose the GeTe films to 
similar ambient atmospheric conditions as the sputtered 
Ge2 Se3 films which had to get exposed to the atmosphere 
during transfer from the sputtering tool to the evaporator for 
the Sn-chalcogenide film deposition. After the evaporation 
step(s) were complete, the device fabrication wafers contin-
ued processing through top electrode deposition (350 A sput-
tered W), photo steps, and dry etch to fonn fully functional 
devices consisting of a bottom electrode, chalcogenide mate-
rial layers, and top electrode. Dry etch was perfonned by 15 
ion-milling with a Veeco ion-mill containing a quadrupole 
mass spectrometer for end-point detection. 
10 
The films were characterized with ICP to detennine the 
variation in composition of the film compared to the starting 
material. ICP data provided film stoichiometry with an accu-
racy of +I-O.S% using a Varian Vista-PRO radial ICP. The 
20 
chalcogenide films were removed from the wafer prior to ICP 
analysis with an etching solution of 1: 1 HCI:HN03 . XRD, 25 
performed with a Siemen's DS5000, was used to qualitatively 
identify amorphous or polycrystalline films. TEM measure-
ments were made with a Phillips Model CM300. 
6 
TABLE 1 
Device types fabricated for tbis study and tbeir actual tbin film 
compositions measured witb ICP (witbin +1-0.8%). Note 
that rep analysis does not measure oxygen in the film, therefore 
the concentrations of the elements indicate only relative 
concentrations of Ge, Se, Sn, or Te in the film. 
Layer 1 Layer 2 
Device Stack Composition Composition 
GeTe/SnTe Ge47TeS3 Sn49 Tes1 
Ge2SeiSnTe Ge40Se60 Sn49 Tes1 
Ge2SeiSnSe Ge40Se60 Sn49 SeSl 
(a) GeTe/SnTe device-A TEM cross section image of a 
GeTe/SnTe device is shown in FIG. 5. The evaporated mate-
rial has reduced step coverage over the sidewalls of the via, 
leading to thinner films in this region of the devices. The 
pre-sputter etch clean etches into the W bottom electrode by 
roughly 300 A. Thus, the device structure consists of not only 
a via through Si3N4, but also an indented bottom electrode 
which subsequently allows the chalcogenide phase-change 
material to be in contact at the sides and bottom of the layer 
near the metal electrode. 
Typical DC IV-curves for devices with the GeTe/SnTe 
stack structure are shown in FIG. 6. These curves were col-
lected by forcing the current thru the devices from 10 pA to 
100 cxA and measuring the corresponding voltage across the 
devices with the positive potential on the electrode adjacent to 
the SnTe layer (the top electrode). The IV-curves, showing a 
Electrical measurements were made using a Micromanipu-
lator 6200 microprobe station equipped with temperature 
controllable wafer chuck, a Hewlett-Packard 4145B Param-
30 'snap-back', i.e. negative resistance, at the threshold voltage 
as well as a reduction in device resistance after sweeping the 
current, are characteristic of a phase-change memory device. 
There is slight device-to-device variation observed in IV-
eter Analyzer, and Micromanipulator probes with W tips (Mi- 35 
cromanipulator size 7 A). The tested devices were 0.25 urn in 
diameter with SO umxSO um pads for electrical contact to the 
top and bottom electrodes. 
curves of unique devices (FIG. 6a-c). However, in each case 
the threshold voltage is less than I.S V and there are at least 
two 'snap-back' regions in the IV-curves. The additional 
'snap-back' responses indicate that our devices may exhibit 
multi-state behavior. However, the stability of each resistance 
state is as yet unclear. Additionally, the cycling endurance and 
40 switching properties of each state have not been explored. 
Results and Discussion 
The GeTe and Ge2 Se3 films were amorphous as deposited 
with no observable XRD peaks. The SnTe and SnSe films 45 
were polycrystalline, as indicated by their XRD spectra (FIG. 
4). Due to the nature of the evaporation process, and the 
relatively high pressure of the evaporation chamber prior to 
film deposition (lE-7 Torr), oxygen is most likely incorpo- 50 
Similar results, though not as well defined as those in FIG. 6, 
have been obtained on stacked Chalcogenide layers of GSTI 
Si-dopedGST [see Lai, Y. F.; Feng, J.; Qiao, B. w.; Cai, Y. F.; 
Lin, Y. Y.; tang, T. A.; Cai, B. c.; Chen, B. "Stacked chalco-
genide layers used as multi-state storage medium for phase-
change memory" Appl. Phys. A S4 (2006) 21-25] and are 
being explored as multi-state phase-change memories. 
When the electrodes are reversed and a negative potential is 
placed on the device top electrode, the DC IV-curve is altered, 
as shown in FIG. 7, but the device still exhibits phase-change 
behavior. In this electrical configuration the threshold voltage 
has increased above 2Y. In either potential polarity configu-
ration, the threshold voltage and programming currents that 
we observe for the GeTe/SnTe stack structure are lower than 
rated into the SnTe, SnSe, and GeTe films during deposition. 
Our previous X-ray photoelectron spectroscopy measure-
ments on evaporated films have shown that the percentage of 
oxygen in an evaporated film can be as high as 10%. 
Table 1 provides the ICP results for the film characteriza-
tion wafers that were included in the evaporation step with the 
55 those reported for recent single devices comprised of GST 
[see Lv, H.; Zhou, P.; Lin, Y.; Tang, T.; Qiao, B.; Lai,Y.; Feng, 
J.; Cai, B.; Chen, B. "Electronic Properties of GS T for Non-
Volatile Memory" Microelectronics Journal, in press]. 
device wafers in this study, as well as for a sputtered Ge2 Se3 
film wafer. Note that the only elements measured by ICP 60 
analysis were Ge, Se, Sn, and Te. The presence of oxygen is 
not detected with ICP and is not factored into the overall film 
composition. The evaporated SnTe and SnSe layers are 
almost stoichiometric, whereas the GeTe layer was deposited 65 
slightly Te-rich (53% compared to 50%). The sputtered 
Ge2 Se3 films are stoichiometric. 
Table 2 provides a comparison of the typical initial resis-
tance of a device prior to switching and the programmed 
resistance after switching, as well as the measured threshold 
voltage for both the positive and negative current sweep 
cases. The resistances were measured at + 20 m V in each case, 
a potential too low to perturb the state of the bit. Included in 
Table 2 are the typical progrannned resistances when the 
current is swept to 1 rnA (for both the positive and negative 
potential cases). Of note is the programmed resistance when 
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the current is swept to a -1 rnA (top electrode at a negative 
potential) compared to the case when the current is swept to 
+ 1 rnA. There is almost an order of magnitude decrease in the 
programmed resistance when + 1 rnA is forced at the top 
electrode compared to the bottom electrode. However, our 
results indicate that it is not necessary to use a current as high 
as 1 rnA in order to program the bits (see the 100 uA results in 
Table 2). 
TABLE 2 
8 
xSfiy alloy capable of phase-change operation. The migration 
of Sn ions into the lower glass layer may also explain the 
switching observed in the Ge2 Se3 /SnTe device when a posi-
tive potential is applied to the top electrode. However, unlike 
the Ge2 Se3 /SnSe device, switching is observed in the Ge2Se31 
SnTe device when a negative potential is applied to the top 
electrode. A possible explanation for the observed negative 
potential switching in the Ge2 Se3 /SnTe device (FIG. 9) is that 
Typical initial and progrannned resistances and threshold voltages for devices 
programmed with +/-100 uA and +/-1 rnA of current. A '-' 
indicates no measurable response. Resistance was measured at 20 ill V 
Programmed Threshold 
Initial Programmed Resistance Voltage 
Resistance Resistance (Ohms) (Ohms) +sweep/ 
Device Stack (Ohms) +100 uA/-100 uA +1 mA/-l rnA -sweep 
GeTe/SnTe >5 x 106 1 x 104/2 X 104 5 x 102/3 X 103 1.6V/2.5 V 
Ge2SeiSnTe >6 x 106 2 x 103/3 X 105 7 x 102/7 X 102 3.7V/3.7V 
Ge2SeiSnSe >6 x 106 1 X 103/_ 5 x 102/_ 3.7V/-
Ge2SeiSnSe >6 x 106 2 X 108 (+30 nA limit)/ No data -/2.5 V 
(low current test) 1 x 105 (-2 uA limit) 
(b) Ge2 Se3 /SnTe device-When the GeTe glass is replaced 
with a Ge2 Se3 glass, the resultant Ge2 Se3 /SnTe devices 
exhibit resistance variable memory switching, FIG. 8. How-
ever, there are two distinct differences in the DC IV-curve 
compared to the GeTe/SnTe case. First, the threshold voltage, 
when the top electrode is at a positive potential, is higher in 
the Ge2 Se3 case (greater than 3.5 V compared to less than 1.8 
V for the GeTe/SnTe case). Second, the threshold voltage 
occurs at a current which is an order of magnitude lower than 
25 Te2 _ -ions from the SnTe layer may be electrically driven by 
the negative potential into the underlying Ge2 Se3 glass layer, 
thus creating (Ge2Se3)xTey regions capable of phase-change 
switching. 
To explore the possibility that the phase-change switching 
in the GeTe devices. Additionally, the Ge2 Se3 /SnTe devices 
exhibit better device-to-device consistency in their IV-curves 
than the evaporated GeTe/SnTe devices, most likely due to the 
better via sidewall film step-coverage inherent in the sput-
tered Ge2 Se3 film, as well as a reduction in film impurities 
(such as oxygen). 
30 in the Ge2 Se3 /SnSe device is facilitated by Sn-ion migration 
into the Ge2 Se3 layer, the Ge2 Se3/SnSe device, was initially 
tested by applying a positive potential 'conditioning' signal to 
the top electrode. This' conditioning' signal was a DC current 
sweep limited to 30 nA in order to prevent any phase-change 
35 from occurring, but with enough potential (-3 V) to drive 
Sn-ions into the Ge2 Se3 layer. After this' conditioning' signal 
was applied to the Ge2 Se3 /SnSe device, a negative potential 
was applied to the top electrode and the IV curve was mea-
sured (FIG. 12). A voltage 'snap-back' is observable at two 
40 separate current values, 60 nA and 100 nA. This double 
'snap-back' is representative of the IV curves of the devices 
measured with this conditioning technique. Device resis-
tances after application of the negative potential (post condi-
FIG. 9 shows the corresponding current sweep IV-curves 
for the Ge2 Se3 /Sn Te structure with a negative potential on the 
top electrode. The IV-curves for this negative current sweep 
show a much less well-defined threshold voltage than the 
positive current sweep case. In addition, the current at the 
threshold voltage is much higher than the positive current 45 
sweep case (FIG. 8). However, the negative potential Ge2Se31 
SnTe IV curve (FIG. 9) shows similar threshold voltages and 
currents to the negative potential GeTe/SnTe IV-curve (FIG. 
7). 
(c) Ge2 Se3/SnSe device-When the SnTe layer is replaced 50 
with a SnSe layer in the Ge2 Se3 stack, resistance switching is 
observed (FIG. 10) when a positive voltage is applied to the 
top electrode. The DC IV-curves for the Ge2 Se3/SnSe device 
(FIG. 10) and the Ge2 Se3 /SnTe device (FIG. 8) show no 
differences due to the SnSe layer. However, when a negative 55 
potential is applied to a device that has not previously seen a 
positive potential, no threshold voltage is observed in the 
IV-curve (FIG. 11). This is in contrast to the case of the 
negative potential applied to a Ge2 Se3 /SnTe device (FIG. 9) 
where phasechange switching is observed with a threshold 60 
voltage less than 3 V. 
The absence of a threshold voltage in the negative current 
sweep IV-curve (FIG. 11), but its presence in the positive 
current sweep IV-curve (FIG. 10) of the Ge2 Se3/SnSe device 
implies that during the application of a positive potential there 65 
may be Sn-ionmigration from the SnSe layer into the Ge2 Se3 
layer which chemically alters the Ge2 Se3 layer to a (Ge2 Se3 ) 
tioning) were in the range of30 kOhms to 200 kOhms. 
The Ge2 Se3/SnTe and GeTe/SnTe stacks were also sub-
jected to this 'conditioning' signal test. However, their nega-
tive current DC IV-curves were not appreciably altered after 
application of the positive 'conditioning' voltage. 
Conclusions 
Phase-change memory switching was observed in devices 
consisting of two stacked layers of chalcogenide material: a 
Ge-based layer (GeTe or Ge2 Se3 ), and a tin chalcogenide 
layer (SnTe or SnSe). The observed switching is dependent 
upon the polarity of potential applied to the electrode adjacent 
to the SnTe or SnSe layer. When a positive potential is applied 
to this electrode, the formation ofSn-ions and their migration 
into the adjacent GeTe or Ge2 Se3 layer most likely contributes 
to the phase-change response of the material. 
We attribute the switching of the Ge2 Se3 /SnTe device 
under negative applied potential, with no previously applied 
positive 'conditioning' voltage, to the migration ofTe anions 
into the Ge2 Se3 layer during application of the negative 
potential. The possible Te anion migration may alter the 
Ge2 Se3 glass layer into a (Ge2 Se3 )x Tey alloy capable of phase-
change memory operation. 
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the Te anions into the glass by providing an energetically 
feasible pathway (that of the Ge-Ge bonds) for Te- or metal-
ion incorporation [ see Narayanan, R. A.; Asokan, S.; Kumar, 
A. "Influence of Chemical Disorder on Electrical Switching 
in Chalcogenide Glasses" Phys. Rev. B 63 (2001) 092203-1-
092203-4; and Asokan, S. "Electrical switching in chalco-
genide glasses-some newer insights" J Optoelectronics and 
Advanced Materials 3 (2001) 753-756]. Ge-Ge bonds are 
known to be thermodynamically unstable [see Feltz, A. 
In the case of the Ge2Se3/SnSe device, no Te anions are 
available to migrate into the Ge2Se3 glass layer when a nega-
tive potential is applied to the top electrode, and no phase-
change behavior is observed in the IV-curve. If it were pos-
sible for Se anions to be forced into the Ge2Se3 glass from the 
SnSe layer (analogous to the Te anions from the SnTe layer), 
they would succeed only in making the Ge2Se3 glass Se-rich 
and thus still incapable of phase-change switching. Alterna-
tively, if a positive potential is initially applied across the 
Ge2Se3/SnSe device and the current is limited to a low enough 
value to prohibit louIe heating, but still allow a high enough 
potential across the device for Sn-ionmigration, Sn-ions may 
migrate into the Ge2Se3 layer, creating a (Ge2Se3)xSny alloy 
which is capable of phase-change switching when a negative 
potential is applied to the top electrode. 
10 Amorphous Inorganic Materials and Glasses, VCH Publish-
ers Inc., New York, 1993, pg. 234], and in the presence of 
other ions, will easily break and allow formation of a new 
bond (e.g. GeTe or GeSn). Future work will investigate the 
role of the Ge-Ge bond by testing the electrical performance 
15 of devices made with Ge-chalcogenide stoichiometries that 
provide no Ge-Ge bonds, such as Ge2SSe7 5" The addition of metal ions, forced into the chalcogenide 
switching layer during the first 'forming' electrical pulse, not 
only facilitates electrical switching, but it also may allow for 
more than one ON resistance state. This phase change 
memory alloy, formed in-situ, may exhibit more than one 
crystallization temperature. Each crystallization temperature 
corresponds to a unique phase of the material, and thus a 
unique resistance. This means that by proper selection of the 
metal that is allowed to migrate into the chalcogenide glass, 
the alloy can be tuned to have more than one crystalline phase. 25 
Although this invention has been described above with 
reference to particular means, materials, and embodiments, it 
is to be understood that the invention is not limited to these 
20 disclosed particulars, but extends instead to all equivalents 
within the scope of the following claims. 
We further investigated this concept by synthesizing mate-
rials using the GexSey chalcogenide glass and adding small 
concentrations (1 and 3%) of various metals, and measuring 
the thermal properties of these materials. Metals we have 
tested include, Sn, Zn, In, and Sb. The Sn and In addition 30 
showed the presence of two crystallization regions whereas 
the Zn showed three crystallizations regions. Thus the Gex -
Se~nz alloy has the potential to have four logic states. This 
alloy can be fonned in-situ, for example, by using a device 
comprising the layers of Ge2Se3/ZnSe. 35 
GeTeSn materials have been well studied for their applica-
tion as optical phasechange materials [see Chen, M.; Rubin, 
K. A. "Progress of erasable phase-change materials" SPIE 
Vol. 1078 Optical Data Storage Topical Meeting (1989) 150-
156]. GeTe exhibits fast crystallization under optically 40 
induced phasechange operation «30 ns) and it crystallizes in 
a single phase (no phase separation) making it attractive for 
phase-change operation. However, the number of optically 
induced write/erase cycles that could be achieved was quite 
low «500) [see Chen, M.; Rubin, K. A. "Progress of erasable 45 
phase-change materials" SPIE Vol. 1078 Optical Data Stor-
age Topical Meeting (1989) 150-156]. Our initial electrical 
cycling endurance tests on the GeTe/SnTe and Ge2Se3/SnTe 
devices and have shown endurance greater than 2 million 
cycles. Due to the potential for parasitic capacitances during 50 
the endurance cycling measurements, care must be taken in 
the measurement experimental setup [see Ielmini, D.; Man-
tegazza, D.; Lacaita, A. L. "Parasitic reset in the programming 
transient of PCMs" IEEE Electron Device Letters 26 (2005) 
799-801]; with this in mind, better cycling measurements are 55 
currently in progress [see Campbell, K. A.; Anderson, C. M., 
Microelectronics lournal38 (2007) 52-59]. 
Future studies will investigate the temperature depen-
dence, AC switching and lifetime cycling endurance of each 
of these device types. Additionally, we will investigate the 60 
phase-change switching response of stack structure devices 
that use a metal-chalcogenide layer with a metal different 
than tin, such as zinc, which is expected to have much differ-
ent mobility in an applied field as well as a much different 
chemical incorporation into the Ge-chalcogenide glass layer. 65 
It is possible that the presence of Ge-Ge bonds in the Ge-
based layer assist in the incorporation of the metal ions or of 
I claim: 
1. A device suitable for phase change memory operation 
comprising: 
a first layer comprising a chalcogenide material; 
a second layer comprising a metal chalcogenide material; 
wherein application of an electric field across the device 
causes a metal ion to move from the second layer to the 
first layer wherein the first layer incorporates the metal 
and forms a new chalcogenide alloy with a plurality of 
crystalline phases. 
2. The device of claim 1 wherein the metal is either Sn, Zn, 
In, or Sb. 
3. The device of claim 1 which comprises three or more 
logic states. 
4. The device of claim 1 comprising a stack of chalco-
genide-containing layers which exhibit phase change switch-
ing only after a reverse polarity voltage potential is applied 
across the stack causing ion movement into an adjacent layer 
and thus "activating" the device to act as a phase change 
random access memory device or a reconfigurable electronics 
device when the applied voltage potential is returned to the 
normal polarity. 
5. The device of claim 1, wherein the first layer comprises 
a Ge-chalcogenide material. 
6. The device of claim 5, wherein first layer comprises 
GeTe. 
7. The device of claim 5, wherein first layer comprises 
Ge2Se3· 
8. The device of claim 1, wherein the second layer com-
prises a Sn-chalcogenide material. 
9. The device of claim 8, wherein second layer comprises 
SnTe. 
10. The device of claim 8, wherein second layer comprises 
SnSe. 
11. The device of claim 8, wherein second layer comprises 
ZnSe. 
12. The device of claim 1, wherein the device is fabricated 
on a p-type Si wafer. 
13. The device of claim 1, further comprising a third layer 
upon which the second layer is fabricated. 
14. The device of claim 13, wherein the third layer com-
prises Si3N4 . 
15. The device of claim 1, further comprising a top elec-
trode fabricated over the first layer and a bottom electrode 
fabricated under the second layer. 
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16. The device of claim 15, wherein the bottom electrode 
comprises tungsten. 
17. The device of claim 15, wherein the top electrode 
comprises tungsten. 
18. The device of claim 15, wherein the second layer is 5 
connected to the bottom electrode with a via. 
12 
19. The device of claim 1, wherein the second layer com-
prises Zn, In, or Sb. 
20. The device of claim 1, wherein the new chalcogen alloy 
comprises Ge, Se, and Zn. 
* * * * * 
